WHAT IS CLAIMED IS:

- 1. An SRAM device, comprising:
- a column of asymmetric memory cells spanning opposing bit
- 3 lines in alternating orientations; and
- 4 a sense amplifier including:
- 5 sensing circuitry configured to sense stored values in
- 6 said cells; and
- 7 switching circuitry configured to adapt the sensing
- 8 circuitry as a function of said orientations.
 - 2. The SRAM device as recited in Claim 1 wherein said column
- 2 has only two of said opposing bit lines.
 - 3. The SRAM device as recited in Claim 1 wherein said
- 2 switching circuitry is configured to apply different voltage
- 3 signals to opposing sides of said sensing circuitry.
- 4. The SRAM device as recited in Claim 1 wherein said
- 2 orientations alternate based on a power of two.
 - 5. The SRAM device as recited in Claim 1 wherein said
- 2 orientations are based on threshold voltages of transistors in said
- 3 cells.

- 6. The SRAM device as recited in Claim 1 wherein said switching circuitry receives a signal representing said orientations from a line of an address bus associated with said SRAM device.
- 7. The SRAM device as recited in Claim 1 wherein said
 2 asymmetric memory cells in said column are of a number that is a
 3 power of two.
- 8. The SRAM device as recited in Claim 1 wherein said orientations include first and second opposing orientations and said asymmetric memory cells are disposed equally in said first and second orientations.

- 9. An SRAM sense amplifier, comprising:
- 2 sensing circuitry configured to sense stored values in a
- 3 column of asymmetric SRAM cells spanning opposing bit lines in
- 4 alternating orientations; and
- 5 switching circuitry configured to apply voltage signals to
- 6 said sensing circuitry as a function of said orientations.
- 10. The SRAM sense amplifier as recited in Claim 9 wherein
- 2 said column has only two of said opposing bit lines.
- 11. The SRAM sense amplifier as recited in Claim 9 wherein
- 2 said voltage signals comprise different voltage signals and said
- 3 dummy bit line switching circuitry is configured to apply said
- 4 different voltage signals to opposing sides of said sensing
- 5 circuitry.
 - 12. The SRAM sense amplifier as recited in Claim 9 wherein
- 2 said orientations alternate based on a power of two.
- 13. The SRAM sense amplifier as recited in Claim 9 wherein
- 2 said switching circuitry is configured to receive a signal
- 3 representing said orientations from a line of an address bus
- 4 associated with said SRAM cells.

- 14. A method of manufacturing an SRAM device, comprising:
- providing opposing bit lines;
- 3 configuring a column of asymmetric memory cells to span said
- 4 opposing bit lines in alternating orientations; and
- 5 coupling a sense amplifier to said opposing bit lines,
- 6 including:
- 7 configuring sensing circuitry to sense stored values in
- 8 said cells; and
- 9 configuring switching circuitry to apply signals to said
- sensing circuitry as a function of said orientations.
 - 15. The method as recited in Claim 14 wherein said
- 2 configuring said column includes configuring said cells to span
- 3 only two of said opposing bit lines.
- 16. The method as recited in Claim 14 wherein said
- 2 configuring said switching circuitry includes configuring said
- 3 switching circuitry to apply different voltage signals to opposing
- 4 sides of said sensing circuitry.
 - 17. The method as recited in Claim 14 wherein configuring
- 2 said column includes configuring said cell orientations to
- 3 alternate based on a power of two.

- 18. The method as recited in Claim 14 wherein said configuring said cells includes configuring said cells based on threshold voltages of transistors in said cells.
- 19. The method as recited in Claim 14 wherein said configuring said sensing circuitry includes configuring said sensing circuitry to receive a signal representing said orientations from a line of an address bus associated with said cells.
- 20. The method as recited in Claim 14 wherein said configuring said cells includes configuring a number of said cells that is a power of two.

- 21. An SRAM device, comprising:
- 2 a first bit line;
- 3 a second bit line; and
- a first SRAM cell having a first pass gate connected to said
- 5 first bit line and a second pass gate wider than said first pass
- 6 gate connected to said second bit line.
- 22. The SRAM device as recited in Claim 21 further
- 2 comprising:
- a second SRAM cell having a first pass gate connected to said
- 4 second bit line and a second pass gate wider than said first pass
- 5 gate connected to said first bit line;
- a sense amplifier coupled to said first and second SRAM cells;
- 7 and
- 8 switching circuitry coupled to said sense amplifier and
- 9 configured to adapt said sense amplifier as a function of a
- 10 selection of said first and second SRAM cells.